In order to improve anti-jamming performance of the sensor, fast lock digital PLL is proposed and the PLL is used in the sensor. Digital PLL with a simple structure, flexible control, high tracking accuracy, loop performance and easy integration of features; while PLL loop automatic variable in the model control technology to speed up the rate locked loop to reduce Phase jitter. In this paper, the arithmetic average and moving average value of the software filter scheme to solve the sensor can filter out high frequency interference filter design problems and improve robustness.
Introduction
Phase Locked Loop (PLL) has been widely used in coherent demodulation, speed and distance measurement, frequency synthesizers and other domains. These are all because of its good narrow-band filtering tracking feature, and its ability of realizing perfect frequency control. There are two PLL widely used at present: analog phase-locked loop and digital phase-locked loop [1] . Analog phase-locked loop has the disadvantages such as temperature drift and it's susceptible to the change of voltage. However, Digital Phase Locked Loop (DPLL) doesn't have these disadvantages, thus it has many advantages such as high reliability, stability, and easy adjustment and so on. PLL is already widely used in image processing, modulation-demodulation, frequency synthesizing, FM stereophonic decoding and so on.
Because PLL widely applied in communication, radar, measure, automation control and other domains, it has already become the essential component of many kinds of electronic equipment [2] . As electronic technique developing to digitization, it needs adopting digital signal to realize the phase-locked of signal processing [5] . Therefore, more and more attention is focus on the research and application of all-digital phase-locked loop. In order to design more accurately software phase-locked loop, this paper researches on software phase-locked loop, thus provide a theoretical basis for the parameters setting of software phase-locked loop. Here introduces adopting verilog to research and design DPLL.
All-Digital Phase-Locked Loop System Structure
The all-digital phase-locked loop proposed by this paper mainly makes up of 6 parts, which are digital phase discriminator (DPD), K variable modulus reversible counter, digital loop filter (DLF), digital voltage-controlled oscillator (DCO), frequency divider and controller. System structure is as shown. 
Digital Phase Discriminator
Digital phase discriminator design adopts XOR gate phase discriminator because of its short transmission delay, less occupation of hardware resources, reliable phase discrimination and other advantages. The relationship between output and phase difference of XOR gate is linear relation. The difference of output Ue is transmitted to K variable modulus reversible counter and K variable modulus reversible counter filters high frequency of Ue, and then adds and subtracts the discrepancy signal. DPD compares the phase θ1 of input signal and phase θ2 of frequency divider output signal, and final outputs Ue. If the gain of discriminator is Kd, its unit is V/rad, then there is the mathematical model as shown:
Ue=Kd(θ1-θ2) (1) The digital XOR gate discriminator based on verilog is used to compare phase difference between output signal f1 and f2. The output signal Ue is used to be the signal controlling forward-backward counter's counting direction. When Ue is low level, forward-backward counter adding. When Ue is high level, forward-backward counter decreasing.
K variable modulus reversible counter
K variable modulus reversible counter can smooth XOR gate to output ups and downs of two-value high-low pulse, and eliminate the influence of noise and disturbing pulse. The general sequence of numbers filter has two types: N anterior to M, and random wandering (K counter) filter which is the one this design used. K variable modulus reversible counter is non-inactive, and it won't influence the loop's order when adding to the loop. Digital order filter not only can digitize the phase error signal, it can eliminate the input signal's noise and the influence of disturbing pulse.
K variable modulus reversible counter consist of mutually independent counters, which are adding counter and subtracting counter. The technology range of these two counter are all [0, K-1], which K is controlled by the controller's input, and it's 2 integer power generally [5] .
Digital Loop Filter Design
Digital loop filter design (DLF) inhibiting noise and high frequency component the same to the analog loop filter. DLF also controls speed and precision of loop correction phase, which is a deciding factor to the dynamic performance and static performance of PLL. Besides filtering ripple wave DLF has another important effect, which is that loop filter decide transmission performance of phase lock loop control. Adopting PI controller to be the DLF of PLL to regulate PI parameters by adding and subtracting pulse produced by K counter and final generates the Ue.
If the transmission performance of this loop filter is F(s), its output Uc is:
Digital Voltage-Controlled Oscillator Design
Digital Voltage-Controlled Oscillator (DCO) design actually is a programmable variable module counter. It divides frequency by counting master oscillator clock pulses based on the input signal. DCO frequency changes by time constant of loop filter. The greater the time constant is (low limiting frequency), the frequency change more slowly; the smaller time constant is (high limiting frequency), and the frequency changes faster. DCO oscillator frequency simultaneous tracks the input signal frequency.
If the track speed design properly, signal synchronized with the sensor can be obtained by DCO. For example, if the input signal superposes noise, DCO stop shielding to receive the signal without the impact of noise. DCO acts in synchrony with the average frequency of the input signal stability, and continued to shock.
As the DCO output oscillation frequency is proportional to the input DC voltage, the output frequency is:
Fv=KvUd (3) The units of DCO gain Kv is rad/s. Phase discriminator compares to the phase not the frequency. Therefore, if considering the output of DCO to be phase, the phase angle of the signal which its frequency is time-varying is the integral of instantaneous angular frequency with time, therefore, it can be expressed as:
With the Laplace transforms, there has:
Frequency Divider and Controller
W times frequency divider's function is to make W times fractional frequency for the output signal. Its frequency dividing ratio determines the frequency ratio of the input signal and output signal of PLL. Controller mainly regulates K modules based on phase difference Ue, and controls K modules counter, digital loop filter and clock signal of digital voltage-controlled oscillator. Joining up W times frequency divider makes input frequency synchronize crossover frequency of DCO output frequency. That means DCO controlling crossover frequency of output signal. For the frequency divider, the phase corresponding to the frequency is 1/N, there has:
Mathematical Model
DPLL can be see to have the analog phase-locked loop time discretization. S-domain model of Type II second-order PLL can be seen in Figure 2 . usually an analog system converts to discrete system effectively and reasonably mainly has several methods such as: bilinear transformation method, the derivative approximation, the same impulse response, pole-zero matching method and so on. Bilinear transformation method is used here. During the formula, T is sampling time interval. Figure 3 Software PLL Z-Domain Model Its closed-loop system function:
During design, DPLL needs to consider the signal sampling frequency, quantization digit, gain control and other factor impacting parameter selection. According z-domain model of each module in DPLL, its time-domain differential equations mathematical expressions can be get by z-domain inverse transform.
Simulation
When the loop is locked, the phase discriminator's output signal Ue is a square ware with duty cycle of 50%. The phase error now is zero, which can be seen in Figure 4 : Figure 6 , when K=64, the input signal and output signal need 10us to be locked. When K=128, the input signal and output signal need 18us to be locked. It can be seen that, the greater the K is, the lock need longer step, and longer time is need to be locked. And the greater the K is, it's better for barrage jamming noise, and reducing phase jitter. During the engineering applications, k-mode value is controlled by k-mode controller. K-mode takes a small k value in the PLL in the beginning. After it turn into the lock mode, increasing k value can improve PLL accuracy.
It can be analyzed from Figure 6, Figure 7 , and Figure 8 that, this DPLL can fast track frequency and input signal with mutation phase. Its tracking speed is fast, and accuracy is high. Signal waveform can be seen in the simulation, the maximum phase error between input signal and output signal is a system main clock cycle, and it's in the theoretical error range.
Conclusion
PLL actually is a closed-loop signal control systems. If there is phase error, system will make phase error between input signal and feedback signal decreasing by the function of closed-loop feedback. This design has been successfully applied in determining the distance sensor by the use of Verilog in Xilinx FPGA. Adopting Verilog to design all-digital phase-locked loop has the advantages such as: design flexibility, easy to modify and achieve. This design adopts dynamic adjusting parameters method, dynamic controls k-mode size by feedback signal, improves DPLL's tracking performance, speeds up phase lock speed, improves its stability, and fully optimize logic resources. DPLL can be made into embedded on-chip PLL, and it is so powerful in generality that it is so easy to transplant.
